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Abstract 
Supply voltages and threshold voltages continue t o  be aggressively 
scaled down in order t o  obtain power reduction, performance improve- 
ment, and increasing integration density. This leads to  leakage current 
becoming a much more significant component of power than it has 
been in the past. We have previously shown that  substantial leakage 
reduction can be achieved in single Vt  circuits by turning off stitcks 
of transistors. A theoretical model was also derived which predicts 
the quiescent leakage current and the idle time required to  reach qui- 
escent levels. In this report, we will review the leakage estimation 
model, outline a method for evaluating the leakage assocated with an 
input vector, and use the model to  identify inputs which minimize 
leakage in a variety of test cases. 
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1 Introduction 
Estimation and control of leakage in CMOS circuits is a problem already fa- 
miliar to  designers of dynamic memory and Iddq  tests. However, deep submi- 
cron devices, low operating voltages, and low power dissipation requirements 
now make this an important problem for most classes of CMOS logic design, 
eken static logic gates. Extremely low supply voltages require low transistor 
threshold voltages to  maintain performance. Lowering the threshold has the 
side effect of making the transistors more difficult to  turn off. The resulting 
le(2kage currents increase power dissipation even when a circuit i:; idle. In 
this work, we are evaluating the use of input vectors selected in such a way 
as to  minimize leakage. This technique holds promise as a suppl.ement to 
existing power management techniques such as gating of clocks ant1 latching 
of inputs to  circuits which are idle. 
We focus on control of subthreshold leakage. Diode leakage, though dom- 
inant in long channel high Vt devices, is negligible in comparison to  sub- 
threshold leakage in low Vt submicron devices [5]. Gate induced drain leak- 
age (GIDL) may become a greater concern in the future in deep submicron 
devices. GIDL is largest when VDs is relatively high and the gate is reverse 
biased. 
Subthreshold leakage in a MOS transistor can be controlled by biasing 
the transistor in such a way that the gate becomes reverse biased relative to 
the source [4]. This effect can be achieved by inserting a transistoi- between 
the power rail and the remaining circuit as in [9] and [4]. However, an extra 
transistor is not always necessary. We have previously shown in [2] that 
the self reverse biasing effect can be exploited using the tran~ist~or stacks 
already present in most CMOS logic gates through appropriate selection of 
input vectors. Halter and Najm [I] observed the input dependence of leakage 
from simulation of randomly selected inputs. They then proposed ?the use of 
modified registers to allow circuits to be forced to a low leakage state. We 
will show that one can select low leakage input vectors based on cur model 
for leakage in stacks of transistors. 
2 Quiescent Leakage of a Transistor Stack 
Consider the pull down network of a four input NAND gate (Figure 1). If all 
four transistors are turned off for a sufficiently long time, the circuit will reach 
a state where the leakage through each transistor is equal and the voltage 
across each transistor will settle to a value within an order of magnitude of 
k;'/q. The reverse bias between the gate and source of a transistor is equal to 
the sum of the drain-source voltages across the transistors below. Had only 
one transistor been turned off, the reverse bias to the gate of that transistor 
would be virtually zero (since RON < < ROFF). Given a typical subthreshold 
slope of 85mV/dec, the leakage with all transistors off is less than one tenth 
of the leakage of a single transistor. 
Using the BSIM [8] transistor model, we have derived a model to predict 
quiescent voltage levels and leakage current in a stack of transistorrs. We use 
the following simplification of the subthreshold current equation. 
Diffusion 
MNl 
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Figure 1: Four transistor stack: schematic, layout, and typical quiescent 
volt ages. 
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W where A = poC~xr(uT)2e'.8e VTHo is the zero bias threshold 
e f  f 
voltage. u~ is the thermal voltage F .  The body effect for small values of 
y; is very nearly linear. It is represented by the term yfVs, w:here y' is 
th.e linearized body effect coefficient. 7 is the DIBL coefficient. Cox is the 
gate oxide capacitance. po is the zero bias mobility. n is the subthreshold 
swing coefficient of the transistor. AVTH accounts for variations in threshold 
voltage from one transistor to another. 
Our first step in determining leakage is to calculate internal node voltages. 
Only transistors which are turned off are considered. Transistors which are 
turned on can be treated as short circuits. If the short circuited transistor 
is at the top of the stack, VTH must be subtracted from VDD. Equation 2 
gives us the voltage across the second transistor from the top as a, function 
of VDD. This assumes VDD >> V,,. Otherwise the VDD term must be 
replaced by VDsql. Equation 3 gives the voltage of the ith transisto]. in terms 
of the ( i  - l ) th  transistor. These equations were obtained by equating the 
subthreshold current through each transistor. 
Once voltages have been determined, we can compute the leakage current 
using equation 1. Equation 4 expresses the leakage savings ratio as a function 
of N, the number of transistors which are turned off. Figure 2 plots this 
function to illustrate the diminishing return with increasing N. 
Number of transistors in stack 
Figure 2: Leakage savings ratio vs. stack height. 
3 Transient Leakage Behavior 
W'hen a stack of two or more transistors are turned off, the time required for 
voltages and currents to settle to quiescent levels is large and can vary over 
a wide range. We observe settling times ranging from a few microseconds up 
to hundreds of milliseconds. Nevertheless, we are able to derive a simplified 
model which tracks detailed simulation results quite well. 
The worst case settling time for a transistor stack occurs when th.e internal 
nodes are charged to the maximum possible voltage (VDD - VT) just before 
all transistors are turned off. This maximizes the charge that must be dis- 
sipated by subthreshold currents before reaching quiescent levels. Coupling 
between the gates and internal nodes cause the internal nodes to bootstrap 
to a slightly lower voltage when the transistors are switched off. 
Figure 3, obtained by simulation, illustrates the manner in which a stack 
of four transistors discharges to quiescent levels. Each curve in 1,he figure 
indicates the instantaneous net discharge of current from a single internal 
node. Initially, VGS is strongly reverse biased for all but the bott,om tran- 
sistor. Consequently, the bottom node must almost completely discharge 
before the next higher node starts to discharge. This behavior repeats itself 
one node at a time until all internal nodes have discharged to quiescent levels. 
This behavior allows us to estimate the settling time of each internal node 
separately and add the results together to get total settling time. 
We estimate the worst case settling time as follows. Quiescent voltage 
levels V, are calculated as described earlier. Another prerequisite is to cal- 
culate the voltage Koot, to which each internal node is bootstrapped after 
all transistors have been turned off. This is determined by the node capac- 
itmce (diffusion and possibly some interconnect) and the coupling of each 
gz,te to internal nodes (primarily gate-diffusion overlap). Details of the boot- 
strapping calculation are given in [2 ] .  Given the internal node capacitance 
C (V, )  and discharge current Id,,(V,) as a function of node voltage, we can 
determine the increment of time dt required for voltage to drop by d x  as 
dt = - m d V , .  Integrating this expression from down to V,,, we 
get the following expression for the settling time of node i. To get a closed 
Bottom Node 
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Figure 3: Discharge currents in a transistor stack. 
form solution, we assume that Ci = Ci(Ki) (i.e., we assume that 
change as the node voltage drops). 
4 Validation of the Model 
C.: does not 
Model predictions of leakage current, leakage savings ratio, and settling 
ti:me were compared to HSPICE simulation results for 64 different transistor 
stacks with randomly selected design parameters and operating conditions. 
T:he parameters that were allowed to vary were the following: temperature 
(--50 t o  150°C), number of transistors in the stack turned off (2 to 4 transis- 
tors), VTHo (from approximately 0.20V to 0.60V), supply voltage (from 1.2V 
to 1.8V), and transistor width (from 2p to lop). 
Figure 4 compares predicted and simulated quiescent leakages for stacks 
of NMOS transistors. Similar results, not shown, were obtained for randomly 
selected stacks of PMOS transistors. Figure 5 compares predicted and sim- 
ulated settling time estimates for stacks of NMOS transistors. Simulated 
settling time was taken to be the time required for leakage to settle to within 
10% of the quiescent leakage level. The horizontal axis of each gra,ph corre- 
sponds to a range of model predictions. The vertical axis corresporids to the 
range of values extracted from simulation results. Each data point identifies 
a model prediction and the corresponding simulation result. 
These and all other simulation results were obtained using HSPICE with 
th.e BSIM 1 model for a 0 . 5 ~  MOSIS process. The available MOS:[S models 
do not include measured subthreshold characteristics, so we have estimated 
the subthreshold swing and related parameters from threshold voltage pa- 
rameters, using the technique derived by Kang et. al. [3]. A subthreshold 
slope of approximately 86mVldecade was estimated and incorporated into 
th.e 0 . 5 ~  BSIM model. In order to approximate the behavior of low threshold 
high leakage devices, we modify the flat band voltage parameter (VFBO). 
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Figure 4: Simulated vs. predicted quiescent leakage. 
5 Selecting Standby Mode Input Vectors 
One promising application of the leakage estimation model is in the selection 
of minimum leakage standby mode input vectors. In general, the circuits of 
interest will not consist of a single transistor stack. The following procedure 
gc!neralizes the leakage model for most CMOS circuits. For each input vector 
to be evaluated, identify those transistors which are turned on an.d replace 
tkem by a short circuit. Remove any paths which are parallel to a short 
circuit. Split the remaining network into a set of disjoint leaka,ge paths. 
-6 -5 -4 -3 -2 -1 
Model Settling time [log (sec)] 
10 
Figure 5: Simulated vs. predicted settling time. 
Apply the leakage model to each stack and accumulate the total leakage. 
For small circuits, this method can be used to evaluate all possible input 
vectors. For larger circuits, it is more practical to evaluate all input vectors 
for smaller subcircuits and then use this information to select input vectors 
that minimize total leakage. 
Table 1 summarizes the results obtained for a variety of circuits. For each 
circuit, the leakage estimate is reported along with the simulated leakage 
for the highest and lowest leakage input vector. In some test cases, the 
model and the simulation did not identify the same input vector as best 
(or worst). In such cases, either input vector was acceptable since each 
vector provided a similar degree of leakage savings. We found that the most 
significant source of this deviation was found to be variation in threshold 
voltage with respect to width, due to narrow channel effect. VTH deviation 
ranged from approximately +10mV at W = 2pm to -10mV at W = 16pm. 
In a few cases where leakage was dominated by a single wide transistor, the 
threshold value was corrected to obtain a more accurate leakage estimate. 
Table 1: LEAKAGE DEPENDENCE ON INPUT VECTOIRS 
Circuit Model HSPICE Comments 
Description Iddp Iddp 
[n A1 
4 input NAND 
[n A1 
input=0000 0.72 0.60 Best 
111.1 23.2 24.1 Worst 
3 input NOR 
input: 111 0.13 0.13 Best 
000 29.9 29.5 Worst 
Full Adder large transistors 
(Mirror [lo]) for carry path. 
A, B ,  C; = 111 7.5 7.8 Best 
001 56.0 62.3 Worst 
4 Bit Ripple Add (mirror adder) 
A, B = 0000 102.6 91.3 Best (C; = 0) 
A, B = 1111 102.6 94.0 Best (C; = 1) 
A, B = 0101 258.9 282.9 Worst (C; = 1) 
8 Bit Carry Select Uses 4 bit ripple 
A = B = 11 ... 259.0 246.2 Best (C; = 1) 
A = B = 0 1  ... 690.4 759.6 W o r s t ( C ; = l )  
4 Bit MCC Manchester 
(dynamic) Carry Chain [7] 
CLIC = 1 16.8 13.5 Best (inputs=l) 
C L K  = 0 15.6 15.9 Best (inputs=O) 
CLIC = 0 49.7 55.3 Worst (inputs=O 
1 Bit Generate/ Domino G=AB, 
Propagate P=A+B for MCC 
CLK,  A, B = 111 17.1 12.2 Best 
C L K ,  A, B = 000 14.0 14.0 Best 
C L K ,  A, B = 011 25.2 25.4 Worst 
1 Bit Sum Static logic & 
(for MCC) pass gate XOR 
G ,  P, C = 110 13.9 10.1 Best 
G,  P, C = 001 13.1 11.6 Best 
G ,  P, C = 000 25.7 21.8 Worst 
G ,  P, C = 001 24.9 26.1 Worst 
4 Bit MCC Adder 
C L K  = 1 154.4 126.6 Best (inputs=l) 
C L K  = 0 144.4 134.4 Best (inputs=O) 
C L K  = 0 198.8 190.4 Worst (inputs=l) 
Table 2: LEAKAGE MODEL PARAMETER VALUES 
Parameter NMOS PMOS 
value value 
Channel Length [pm] 0.5 0.5 
Temperature [deg C] 5 0 50 
I o f f  [ nA/~ml  3.32 0.967 
V T H ~  [vl 0.25 0.26 
n (subthreshold slope coefficient) 1.44 1.44 
7 (DIBL coefficient) [mV/V] 45 6 0 
y' (linearized body effect) [V/V] 0.24 0.11 
Table 2 lists the parameter values used to calculate model pred.ictions of 
le skage. 
6 Summary 
In this paper, we have described and demonstrated how a model for sub- 
threshold leakage in transistor stacks can be used to evaluate the effect of 
input vectors on circuit leakage. This information can then be used to select 
low leakage standby mode input vectors as a supplement to existing power 
management techniques. 
For a variety of test cases, the ratio of worst case to best case leakage var- 
ied from as little as 1.5 for a dynamic Manchester Carry Chain (MCC) based 
adder, up to  227 for a three input NOR gate. The test cases demonstrate 
that our ability to  minimize leakage depends on how well we can control the 
s ta te  of a majori ty of t h e  possible leakage paths in a circuit. T h e  NOR gate 
is trivially easy t o  control. However, in t h e  MCC adder, a low leakage s ta te  
for one portion of the  circuit leads t o  high leakage states in other portions of 
t h e  circuit. 
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